Job title: Senior IP Design Verification Engineer
Company:
Job description: on System Verilog, familiar with OVM/UVM methodologies and Perl Script. Python is an added advantage. Passionate…
Expected salary:
Location: Pulau Pinang
Job date: Thu, 08 Aug 2024 22:09:55 GMT
Apply for the job now!
#Senior #Design #Verification #Engineer
0