Design Verification Engineer

[ad_1]
Job title: Design Verification Engineer

Company: Lattice Semiconductor

Job description: simulation tools like Cadence IES/XCELIUM,Synopsys VCS or Mentor’s Questa Hands-on experience in Python, Perl or Shell Scripting…

Expected salary:

Location: Pulau Pinang

Job date: Sat, 29 Jun 2024 02:54:43 GMT

Apply for the job now!
#Design #Verification #Engineer

Related Posts
1 of 2,683

[ad_2]

Leave a comment

This website uses cookies to improve your experience. We'll assume you're ok with this, but you can opt-out if you wish. Accept Read More

Skip to toolbar