Job title: PCIe5.0 / USB4 PHY Architect
Company:
Job description: building blocks for High-Speed Interfaces, SERDES,PLL, CDR, RTL logic design, Synthesis, Physical design, Power analysis…/SystemVerilog, Static timing analysis concepts, APR, Floor-planning, Metal-routing, Power- grid andArchitecture specification…
Expected salary:
Location: Petaling Jaya, Selangor
Job date: Thu, 05 Sep 2024 22:56:48 GMT
Apply for the job now!
#PCIe50 #USB4 #PHY #Architect